Amendments to the Claims:

Listing of Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

1 Claim 1. (Amended) An apparatus, comprising: a direct memory access register adapted to hold a descriptor, said register comprising: 2 a command register comprising a compare enable bit and a single branch enable 3 4 bit; 5 a source address register; 6 a target address register; and 7 a descriptor address register. Claim 2. (Original) An apparatus as in claim 1, wherein said compare enable bit is 1 adapted to indicate a comparison operation to be performed by a direct memory access controller 2 3 based on said source address register and said target address register. Claim 3. (Original) An apparatus as in claim 1, wherein said branch enable bit is adapted 1 2 to indicate a branch operation to be performed by a direct memory access controller to access 3 another descriptor. 1 Claim 4. (Original) An apparatus as in claim 1, further comprising a control status 2 register, said control status register comprising a compare status bit.

Appl. No. 10/742,938

Amdt. Dated October 23, 2006

Reply to Office Action of August 23, 2006

Claim 5. (Original) An apparatus as in claim 4, wherein said branch enable bit is adapted to indicate a branch operation to be performed by a direct memory access controller to access another descriptor based on said compare status bit.

- 1 Claim 6 (Withdrawn) A system, comprising:
- 2 a target;
- 3 a source;

10

- a memory adapted to contain a first descriptor of a first type, a second descriptor of a second type, a third descriptor of a third type, and a fourth descriptor of said first type;
- a direct memory access controller coupled to said memory, said direct memory access

 controller adapted to transfer data from said source to said target based on said first descriptor,

 said direct memory access controller comprising a direct memory access register to hold said

 first descriptor, said second descriptor, or said third descriptor, said direct memory access

register comprising a command register comprising a compare enable bit and a branch enable bit.

- Claim 7. (Withdrawn) A system as in claim 6, said direct memory access register further

 comprising a source address register and a target address register.
- Claim 8. (Withdrawn) A system as in claim 7, wherein said compare enable bit is adapted to indicate a comparison operation to be performed by said direct memory access controller based on said source address register and said target address register.

Appl. No. 10/742,938

Amdt. Dated October 23, 2006

Reply to Office Action of August 23, 2006

Claim 9. (Withdrawn) A system as in claim 6, wherein said branch enable bit is adapted

to indicate a branch operation to be performed by said direct memory access controller to fetch

said fourth descriptor or said third descriptor from said memory.

1 Claim 10. (Withdrawn) A system as in claim 9, wherein said first descriptor is adapted to

indicate data transfer by said direct memory access controller, and wherein said third descriptor

is adapted to indicate no data transfer by said direct memory access controller.

1 Claim 11. (Withdrawn) A system as in claim 6, said direct memory access controller

further comprising a control status register, said control status register comprising a compare

3 status bit.

2

3

2

3

2

2

3

1

2

1 Claim 12. (Withdrawn) A system as in claim 11, wherein said branch enable bit is

adapted to indicate a branch operation to be performed by said direct memory access controller

to fetch said fourth descriptor or said third descriptor from said memory based on said compare

4 status bit.

Claim 13. (Withdrawn) A system as in claim 11, wherein said direct memory access

controller is adapted to perform a comparison operation and a branch operation based on said

3 branch enable bit, said comparison enable bit, and said compare status bit.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

1

2

3

1

2

3

Claim 14. (Withdrawn) A machine-readable medium that provides instructions, which when executed by a computing platform, cause said computing platform to perform operations comprising a method of: fetching a first descriptor of a first type, said first descriptor identifying a first source and a first target; transferring a first data set over a direct memory access channel from said first source to said first target based on said first descriptor; fetching a second descriptor of a second type, said second descriptor identifying a second source, said second descriptor comprising comparison data; fetching data from said second source identified by said second descriptor; comparing said data fetched from said second source and said comparison data to obtain a comparison result; and fetching one of a fourth descriptor of said first type and a third descriptor of a third type based on said comparison result. Claim 15. (Withdrawn) A machine-readable medium as in claim 14, wherein said fourth descriptor is fetched if said comparison result indicates said data fetched from said second source fails to match said comparison data. Claim 16. (Withdrawn) A machine-readable medium as in claim 14, wherein said third descriptor is fetched if said comparison result indicates said data fetched from said second source matches said comparison data.

12

based on said comparison result.

Claim 17. (Withdrawn) A machine-readable medium as in claim 14, wherein said second 1 2 descriptor comprises a branch enable bit and a comparison enable bit, wherein said comparing data fetched is based on said comparison enable bit in said second descriptor, and said fetching 3 one of said fourth descriptor and said third descriptor is based on said branch enable bit in said 4 5 second descriptor. Claim 18. (Withdrawn) A machine-readable medium as in claim 14, wherein said data 1 fetched from said second source comprises a transfer status indicator. 2 1 Claim 19. (Withdrawn) A method, comprising: 2 fetching a first descriptor of a first type, said first descriptor identifying a first source and 3 a first target; transferring a first data set over a direct memory access channel from said first source to 4 said first target based on said first descriptor; 5 fetching a second descriptor of a second type, said second descriptor identifying a second 6 7 source, said second descriptor comprising comparison data; 8 fetching data from said second source identified by said second descriptor; comparing said data fetched from said second source and said comparison data to obtain 9 10 a comparison result; and fetching one of a fourth descriptor of said first type and a third descriptor of a third type 11

Appl. No. 10/742,938

Amdt. Dated October 23, 2006

Reply to Office Action of August 23, 2006

1 Claim 20. (Withdrawn) A method as in claim 19, wherein said fourth descriptor is

2 fetched if said comparison result indicates said data fetched from said second source fails to

match said comparison data.

1 Claim 21. (Withdrawn) A method as in claim 19, wherein said third descriptor is fetched

if said comparison result indicates said data fetched from said second source matches said

3 comparison data.

3

2

2

3

4

1 Claim 22. (Withdrawn) A method as in claim 19, wherein said second descriptor

comprises a branch enable bit and a comparison enable bit, wherein said comparing data fetched

is based on said comparison enable bit in said second descriptor, and said fetching one of said

fourth descriptor and said third descriptor is based on said branch enable bit in said second

5 descriptor.

1 Claim 23. (Withdrawn) A machine-readable medium as in claim 19, wherein said data

2 fetched from said second source comprises a transfer status indicator